<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///G:/ProgramData/lscc/radiantide/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///G:/ProgramData/lscc/radiantide/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="pn210528225628"></A><B><U><big>pn210528225628</big></U></B>
#Start recording tcl command: 5/28/2021 22:44:03
#Project Location: E:/d'n/Radiant/dds_pro; Project name: dds_pro
prj_create -name "dds_pro" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_add_source "E:/d'n/Radiant/dds_pro/source/impl_1/impl_1.ldc" "E:/d'n/Radiant/dds_pro/source/impl_1/impl_1.pdc"
prj_save 
prj_add_source "E:/d'n/Radiant/dds_pro/pll_60M/pll_60M.ipx"
prj_add_source "E:/d'n/Radiant/dds_pro/rom_1024x10b/rom_1024x10b.ipx"
prj_add_source "E:/d'n/Radiant/dds_pro/source/impl_1/da_wave_send.v" "E:/d'n/Radiant/dds_pro/source/impl_1/hs_dac.v" "E:/d'n/Radiant/dds_pro/source/impl_1/spi_slave.v"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_set_strategy_value -strategy Strategy1 bit_out_format=rbt
prj_run Export -impl impl_1
#Stop recording: 5/28/2021 22:56:28



<A name="pn230307003050"></A><B><U><big>pn230307003050</big></U></B>
#Start recording tcl command: 3/7/2023 00:22:25
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1 -forceAll
prj_run Export -impl impl_1 -forceAll
prj_run Export -impl impl_1
prj_save 
prj_close
#Stop recording: 3/7/2023 00:30:50



<A name="pn230309011538"></A><B><U><big>pn230309011538</big></U></B>
#Start recording tcl command: 3/9/2023 00:57:36
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1 -forceAll
#Stop recording: 3/9/2023 01:15:38



<A name="pn230310000539"></A><B><U><big>pn230310000539</big></U></B>
#Start recording tcl command: 3/9/2023 23:04:12
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_close
#Stop recording: 3/10/2023 00:05:39



<A name="pn230310013008"></A><B><U><big>pn230310013008</big></U></B>
#Start recording tcl command: 3/10/2023 00:57:54
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 3/10/2023 01:30:08



<A name="pn230311110456"></A><B><U><big>pn230311110456</big></U></B>
#Start recording tcl command: 3/11/2023 10:32:41
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1 -forceOne
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 3/11/2023 11:04:56



<A name="pn230311152334"></A><B><U><big>pn230311152334</big></U></B>
#Start recording tcl command: 3/11/2023 11:06:33
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 3/11/2023 15:23:34



<A name="pn230312003236"></A><B><U><big>pn230312003236</big></U></B>
#Start recording tcl command: 3/11/2023 15:24:31
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_add_source "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/tri_rom/tri_rom.ipx"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 3/12/2023 00:32:36



<A name="pn230312063213"></A><B><U><big>pn230312063213</big></U></B>
#Start recording tcl command: 3/12/2023 00:32:51
#Project Location: G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga; Project name: dds_pro
prj_open "G:/win10/Desktop/Embedded/FPGA/lattice/mycode/dds_pro_fpga/dds_pro.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 3/12/2023 06:32:13



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn210528225628>pn210528225628</A></LI>
<LI><A href=#pn230307003050>pn230307003050</A></LI>
<LI><A href=#pn230309011538>pn230309011538</A></LI>
<LI><A href=#pn230310000539>pn230310000539</A></LI>
<LI><A href=#pn230310013008>pn230310013008</A></LI>
<LI><A href=#pn230311110456>pn230311110456</A></LI>
<LI><A href=#pn230311152334>pn230311152334</A></LI>
<LI><A href=#pn230312003236>pn230312003236</A></LI>
<LI><A href=#pn230312063213>pn230312063213</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

